

Embree: A Kernel Framework for Efficient CPU Ray Tracing



Ingo Wald, Sven Woop, Carsten Benthin, Gregory S. Johnson, Manfred Ernst



OCCLUSION
TRANSPARENCY
RAY TRACING
RENDERING
BLENDING
SYSTEMS
VIRTUAL REALITY
ANTI-ALIASING
TEXTURING
RESOLUTION
3D AUDIO
LOCALIZATION
LIGHTING EFFECTS
SHADOW MAPS
GLOBAL LIGHTING
SIMULATION
ACCESS
TEXTURE COMPRESSION
TERRAIN DEFORMATION
PROCEDURAL TEXTURES
GLOBAL ILLUMINATION
SAMPLE DISTRIBUTION
SHADOW MAPS
INSTANCING

Legal

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice.

All products, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice.

Intel processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Optimized Intel® HD Graphics P3000 only available on select models of the Intel® Xeon® processor E3 family. To learn more about Intel Xeon processors for workstation visit www.intel.com/go/workstation.

HD Graphics P4000 introduces four additional execution units, going from 8 in the HD P3000 to 12 in the HD P4000. Optimized Intel® HD Graphics P4000 only available on select models of the Intel® Xeon® processor E3-1200 v2 product family. For more information, visit <http://www.intel.com/content/www/us/en/architecture-and-technology/hdgraphics/hdgraphics-developer.html>

Iris™ graphics is available on select systems. Consult your system manufacturer.

Any code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user.

Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

Performance claims: Software and workloads used in performance tests may have been optimized for performance only on Intel® microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to : <http://www.Intel.com/performance>

Legal Disclaimer and Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © , Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.


Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Usage of Ray Tracing Today

- Movie industry transitioning to ray tracing (better image quality, faster feedback)
- High quality rendering for commercials, prints, etc.
- Virtual design in automotive industry, architectural design, ...
- Various kind of simulations (lighting, sound, particles, collision detection, etc.)
- Prebaked lighting in games
- etc.



Writing a Fast Ray Tracer is Difficult

- ✦ **Need to multi-thread:** easy for rendering but difficult for hierarchy construction
- ✦ **Need to vectorize:** efficient use of SIMD units, different ISAs (SSE, AVX, AVX2, AVX-512, Xeon Phi™)
- ✦ **Need deep domain knowledge:** many different data structures (kd-trees, octrees, grids, BVH2, BVH4, ..., hybrid structures) and algorithms (single rays, packets, large packets, stream tracing, ...) to choose
- ✦ **Need to support different CPUs:** Different ISAs/CPU types favor different data structures, data layouts, and algorithms

Observations

- ✦ Ray tracers are often not sufficiently optimized
- ✦ Ray traversal consumes a lot of cycles (often over 70%)
- ✦ Ray tracing can be expressed by small number of commonly used operations (build and traversal)
- ➔ Ray tracing kernel library has potential to speed up many applications

Embree

- ✦ Provides highly optimized and scalable Ray Tracing Kernels (data structure build and ray traversal)
- ✦ High performance on current (and future) CPUs (1.5x – 6x speedup reported by users)
- ✦ Targets application developers in professional rendering environment
- ✦ API for easy integration into applications
- ✦ Free and Open Source under Apache 2.0 license (<http://embree.github.com>)



Embree Features

- ✦ Find closest hit kernel (**rtcIntersect**)
- ✦ Find any hit kernel (**rtcOccluded**)
- ✦ Single Ray, Ray Packets (4, 8, 16)
- ✦ High quality and high performance hierarchy builders
- ✦ Intel[®] SPMD Program Compiler (ISPC) supported
- ✦ Triangles, Instances, Hair
- ✦ Extensible (User Defined Geometry, Open Source)

Difficulties Vectorizing Ray Traversal

- ✦ Many traversal algorithms not practical for vectorization
 - small number of operations per traversal step
 - many dependent operations
- ➔ Need to choose traversal algorithm with many parallel operations per traversal step


Vectorized Ray Traversal in Embree

- ✦ Bounding Volume Hierarchy with fanout of 4 (BVH4) for fast single ray traversal
- ✦ Packets of rays for 2x faster coherent ray traversal
- ✦ Hybrid packet/single ray traversal also fast for incoherent rays


single ray traversal



ray packet traversal



switching to single rays



Embree System Overview

Embree API (C++ and ISPC)

Ray Tracing Kernel Selection

Accel. structure

bvh4.triangle4,
bvh4.triangle8,
bvh8.triangle8,
bvh4aos.triangle1,
...

Builders

SAH builder
Spatial split builder
Morton code builder
BVH Refitter

Traversal

Single ray (SSE2), single
ray (SSE4.1), single ray
(AVX), single ray
(AVX2), packet (SSE2),
hybrid (SSE4.2), ...

Intersection

Möller Trumbore,
Plücker Variant,
Bezier Curve

Common Vector and SIMD Library
(Vec3f, Vec3fa, ssef, avxf, SSE2, SSE4.1, AVX, AVX2)

Embree API

- ✦ Compact and easy to use
- ✦ Hides implementation details (such as ISA specific optimizations)
- ✦ C++ and ISPC version
- ✦ Allows data sharing with application

```
/* create new scene */  
RTCScene scene = rtcNewScene (STATIC);  
  
/* add mesh to scene */  
unsigned geomID = rtcNewTriangleMesh (...);  
rtcSetBuffer (scene, geomID, INDICES, ...);  
rtcSetBuffer (scene, geomID, VERTEX, ...);  
  
/* commit changes */  
rtcCommit (scene);  
  
/* shoot rays */  
RTCRay ray = ...  
rtcIntersect (scene, ray);
```

Performance Methodology

- ✦ Models and illumination effects representative for professional rendering environment
- ✦ Evaluation on typical Intel® Xeon® rendering workstation* and Intel® Xeon Phi™ Coprocessor**
- ✦ Compare against state of the art GPU*** methods (using OptiX™ 3.5.1 and CUDA® 5.5)
- ✦ Path tracer with different material types, different light types, about 2000 lines of code
- ✦ Identical implementations in C++ (Xeon®), ISPC (Xeon Phi™), OptiX™ (GTX™ Titan)



Imperial Crown of Austria
4.3M triangles




Bentley 4.5l Blower (1927)
2.3M triangles



Asian Dragon
12.3M triangles


* Dual Socket Intel® Xeon® E5-2690, 2x 8 cores @ 2.9 GHz ** Intel® Xeon Phi™ 7120, 61 cores @ 1.238 GHz *** NVIDIA® GeForce® GTX™ Titan

Build Performance for Static Scenes




* Dual Socket Intel® Xeon® E5-2690, 2x 8 cores @ 2.9 GHz ** Intel® Xeon Phi™ 7120, 61 cores @ 1.238 GHz *** NVIDIA® GeForce® GTX™ Titan

Build Performance for Dynamic Scenes



* Dual Socket Intel® Xeon® E5-2690, 2x 8 cores @ 2.9 GHz ** Intel® Xeon Phi™ 7120, 61 cores @ 1.238 GHz *** NVIDIA® GeForce® GTX™ Titan

Ray Tracing Performance (incl. Shading)



* Dual Socket Intel® Xeon® E5-2690, 2x 8 cores @ 2.9 GHz ** Intel® Xeon Phi™ 7120, 61 cores @ 1.238 GHz *** NVIDIA® GeForce® GTX™ Titan

Summary

- ✦ Embree delivers high ray tracing performance on CPUs
- ✦ Embree has potential to speed up many ray tracing applications
- ✦ Embree is easy to use through its API
- ✦ Free and Open Source (<https://embree.github.io>)

Demo

- ✦ Embree Demo at Exhibition
Tuesday – Thursday, Intel® Booth 1001 (West Building, Hall B/C)

Questions?

<https://embree.github.io>
embree@googlegroups.com